Implementation of an IEC 18000-63 Type C-protocol controller(Gen 2 EPC protocol) for low power UHF RFID-Tags

€30-250 EUR

Anulowano

Opublikowano

ponad 6 lat temu

€30-250 EUR

Płatne przy odbiorze

The main aim of he project is to develope, design and implementation of IEC 18000-63 Type C protocol( Gen 2 EPC protocol) controller to establish communication between a UHF-RFID tag and RFID-Reader. The Implementation platform is VHDL and for verification of the protocol controller an appropriate test bench should be developed. Moreover, the main task is to implement Finite State machine( we don't have to consider all the aspect) and to test it we need to design test bench. I already have the code, which i downloaded from online. We just need to understand the code and simplify it according to our need( which i will explain ,once i decide the freelancer.). Requirement: The freelancer should have knowledge of RFID Tool required: ISE Design suit(Xilinx) Simulation in ISIM

Algorithm

FPGA

Verilog / VHDL

Identyfikator projektu: 15794699

Informację o projekcie

5 ofert

Zdalny projekt

Aktywny 6 lat temu

Szukasz sposobu na zarobienie pieniędzy?

Adres e-mail

Korzyści ze składania ofert na Freelancer.com

Ustal budżet i ramy czasowe

Otrzymuj wynagrodzenie za swoją pracę

Przedstaw swoją propozycję

Rejestracja i składanie ofert jest bezpłatne

5 freelancerzy składają oferty o średniej wysokości €320 EUR dla tej pracy

@ducdctoandh

I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. Relevant Skills and Experience FPGA/VHDL/Verilog Proposed Milestones €888 EUR - the whole task

€200 EUR w 5 dni

4,9

(86 opinii)

6,7

@rohi1710rohi1710

Hi, I am FPGA design engineer since last 7 years -Skilled in algorithm development on FPGA - VHDL/Verilog coding - Familiar with Xilinx platform - Automated testbench creation Relevant Skills and Experience 7 year s of experience with VHDL and XIlinx Proposed Milestones €50 EUR - Kick Off Milestone €100 EUR - Code €72 EUR - Testbench

€222 EUR w 7 dni

4,9

(5 opinii)

4,6

@eopskzs

I have extensive knowledge on Digital Design and VHDL. As part of this project work, the VHDL source code will be examined, documented, be worked on for possible improvements and simulated. Relevant Skills and Experience VHDL, Digital Design, Xilinx Tools, Xilinx FPGAs Proposed Milestones €250 EUR - Delivery of Simulation and Documentation

€250 EUR w 7 dni