HELP ME WITH RTL CODING OF AXI BFM

₹1500-12500 INR

Zamknięte

Opublikowano

ponad rok temu

₹1500-12500 INR

Płatne przy odbiorze

These are the blocks. TO BE CODED in Verilog or system verilog. REGISTER BLOCK IS APB COMPLIANT. A USER SHOULD BE ABLE TO READ AND AND WRITE THE REGISTERS IN THE REGISTER BLOCK USING APB PROTOCOL. THE REGISTERS ARE THE AXI READ AND WRITE DATA CHANNEL SIGNALS.EX- ARADDR, ARBURST, ARPROT, ARSIZE, ALEN etc.(all the read channel registers). These registers should be given as inputs to the READ TRANSACTION GENERATOR BLOCK. This block should be able to generate the AXI legal transactions without using handshake signals. Transactions should be stored in FIFO and later BFM pops up the transactions and gives it to the AXI bus. BFM acts like AXI master.

Verilog / VHDL

C Programming

Electrical Engineering

FPGA

Electronics

Identyfikator projektu: 34464154

Informację o projekcie

2 ofert

Zdalny projekt

Aktywny 2 lata temu

Szukasz sposobu na zarobienie pieniędzy?

Adres e-mail

Korzyści ze składania ofert na Freelancer.com

Ustal budżet i ramy czasowe

Otrzymuj wynagrodzenie za swoją pracę

Przedstaw swoją propozycję

Rejestracja i składanie ofert jest bezpłatne

2 freelancerzy składają oferty o średniej wysokości ₹11 250 INR dla tej pracy

@ajaysingh108

Hi, I will help you to design all blocks of AXI BFM with quality of codes. I am Design and Verification Engineer and have great experience with writing BFM in Verilog, System Verilog and UVM.I will provide quality of work according to your instructions. If you award me the project, I’d be pleased to discuss this further and get started for you as soon as possible. Thanks You Ajay Singh

₹10 000 INR w 7 dni

0,0

(0 opinii)

0,0

@grapessoft

Hi Greetings! I am available right now for the project discussion and can start the project on an immediate basis. I have understood your project requirement I have7++ experience in design and development. I can handle projects from small styling to full development from scratch. I will provide a good result in a short time and satisfy you fully. We have experienced developers in C Programming Electronics Verilog / VHDL Electrical Engineering FPGA WHY-ME: » Ready to Start as Immediate& Proper Testing. » Keep your Data & Website Secure: Daily Progress Updates. » You will get 30-days FREE BUG-SUPPORT even after Project-Completion Please give me in touch and let's discuss more detail about your task via chat. Project milestones will be decided during chat Thanks and Regards Arpit Jain Black Grapes Softech

₹12 500 INR w 7 dni