Brach history table & branch target buffer

this assignment is to develop a branch target buffer and a branch history table using VHDL and the code should be compiled in Altera. (it is available for free). [login to view URL] go to the following link and look in the end which explains the project deliverables. thanks