Division by Repeated Multiplication VHDL(repost)

Hi everyone, I have project, Division by repeated Multiplication, the project is implement the Division by repeated multiplication algorithm in VHDL (IN STRUCTURAL CODE, NOT JUST BEHAVIORAL CODE). since I was running out of time, if there's anyone out there has been mastering on this or ever did this kind of project please help me. I will be so very thankfull by this. really. looking forward to your helps... Thanks, Regards, Steve. PS. I need the final code including the testbench and the syntesis result on the general purpose fpga (in terms of area, delay and energy consumption)